







Actual tools vs Novakod Studio

Coding with assembly languages
VHDL-Verilog

Coding with the high-level C++ like
psC language

*The design consists in creating a clocked
controlled digital system.
It is complex, here is why.*

*The design consists in creating an event
controlled parallel system.
It is simpler, here is why.*

<p><i>Design</i></p>	<p><i>Because of the complexity of implementation, it is difficult to explore many solutions.</i></p>	<p><i>A high-level language like psC allows the designer to explore the design space and find the optimal solution.</i></p>
<p><i>Signals</i></p>	<p>Signals are used to interconnect everything:</p> <ul style="list-style-type: none"> • components, • combinational functions, • registers. <p><i>This makes the code very hard to read.</i></p>	<p>Signals are only used for interconnecting components.</p> <ul style="list-style-type: none"> • Combinational function's signals are hidden. • Register's signals are hidden.
<p><i>Register value</i></p>	<p>It often is difficult to design the tree of interconnected combinational functions to provide the value assigned to a register.</p>	<p>As in C++, a simple assignment statement is used to set the register value:</p> <p style="text-align: center;"><i>Var = Expression;</i></p> <p>The expression IS the combinational circuit. Assignments may be preceded by, and expressions may include <i>if</i> or <i>switch</i>.</p>
<p><i>Register Clock</i></p>	<p>You need to design a digital circuit, often complex, to manage, for each clock cycle, when a register is loaded.</p>	<p>Execution control is done by sending events to other components, clock is hidden. Events trigger the execution of assignment statements.</p>
<p><i>Simulation and verification tools</i></p>	<p>Current tools rely on limited and not very friendly VHDL/Verilog simulation.</p> <div style="display: flex; align-items: center;">  </div>	<p>Novakod Studio offers a variety of tools for simulation and test:</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Manual test</p>  </div> <div style="text-align: center;"> <p>Test with a C++ application</p>  </div> </div> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Spreadsheet signal editor and viewer</p>  </div> <div style="text-align: center;"> <p>GTK Wave Signal viewer</p>  </div> </div> <div style="text-align: center; margin-top: 10px;"> <p>Simulated board</p>  </div>
<p><i>Timing closure</i></p>	<p style="text-align: center;">Solved at low-level.</p>	<p style="text-align: center;">Solved directly in high-level psC.</p>

	VHDL	vs	pSC
<i>Type system</i>	Types are complex and often not compatibles with each other's: <i>bit bit_vector boolean character integer std_logic std_logic_vector stc_ulogic signed unsigned real physical positive time</i>		Types are defined as in C++: <i>bit bool byte ubyte short ushort int uint long ulong float double time</i>
<i>Fixed point</i>	<i>Not supported.</i>		Fixed point types are native: <i>fix8 fix16 fix32 fix64</i>
<i>Literal constants</i>	Use unconventional syntax: <i>"1100" b"1100" "c"</i>		Use familiar C++ syntax: Decimal Binary Hex Character <i>10 01010 0xA '\n'</i>
<i>Variable precision</i>	Built in <i>bit_vector</i> and <i>std_logic_vector</i> .		Simple extension to int and uint: <i>int:5 uint:40</i>
<i>Expressions and operators</i>	Not conventional.		Almost identical to C++.
<i>Control instructions</i>	Different syntax depending on context: <i>when ... else if ... else ... elseif, case ... when with ... select ... when</i>		Only two instructions, used everywhere: <i>if ... else switch ... case</i>
<i>Inferred latches</i>	The synthesizer may create unwanted latches!		<i>Never happens.</i>
<i>Using distributed memory and memory blocks</i>	Requires the declaration of a component or special code to infer the memory. Using the memory involves connecting and controlling signals.		Declaration and usage are as in C++: <i>typedef int Arr_t[100]; Arr_t Arr; Arr[77] = 3; Var = Arr[X * 2];</i> Implementation uses distributed or block memory.
<i>C++ like sequential instructions</i>	<i>Not supported.</i> The term "sequential" refers to the order of evaluation of statements. They are used in combinational or clocked processes.		True C++ like sequential instructions: <i>if...else switch...case do do...while break continue function call return</i> Each instruction takes one clock cycle.
<i>Templates</i>	<i>Not supported.</i>		As in C++, you can create templates for components and functions.

Let's not forget the intrinsic advantages of a high-level language, including saving time and \$:

- Easier to learn
- Faster to code and debug
- Easier to document and maintain
- Accessible to C++ developers
- Same quality in terms of resources usage and speed
- Promote usage of coding rules

An high-level language is essential for building a "codeware engineering" discipline for FPGA programming.